

FIG. 1A

533/047

14

Div 244

100




FIG. 1B




FIG. 1B




FIG. 1C

FIG. 2

200

(START) 201

Primary Head-End Controller transmits two messages having duplicate information to a server module 202

Each message is routed via an alternate signal path to the same server module 204

A message that arrives first at the server module is accepted 206

A message that arrives after the first message has been accepted, is thereafter disregarded 208

Server module sends back two acknowledgement signals to the Primary head-end controller after accepting the first arriving message 210



Each acknowledgement signal is routed via an alternate signal path to the same Primary head-end controller 212

Primary Head-End Controller accepts first acknowledgement signal received and disregards the other acknowledgement signal thereafter. 214

(END) 216

200
201
202
204
206
208
210
212
214
216

320



TO HEAD-END CONTROLLERS

FIG. 3




FIG. 5

FIG. 7

START 701

Setting A frequency for Pinging between each I/O port and enabling each I/O PORT TIMER 702

Pinging from an ORIGINATOR I/O port To a recipient I/O port through a switch matrix via AN IN-band SIGNAL PATH 704

ACKNOWLEDGING from the recipient I/O port To the ORIGINATOR I/O port through the switch MATRIX 706

TIMER ELAPSE? 708

NO -> Proceed To STEP 712

YES

Setting an error bit in a STATUS register of AN I/O port not receiving the acknowledgment in a timely MANNER 710

Poking the status registers of each I/O port via an off-line secondary switch controller 712

? what's poking

error bits set? 714

NO -> Proceed To step 704

YES

Switchover To secondary switch controller 716

END 718

FIG. 8

